

WHAT IS CLAIMED IS:

- Sub 7
A1
06755193.010001
06755193.010001
- 5
1. A method for manufacturing a contact structure of a wire, comprising steps of:
forming a wire made of a metal;
depositing an inorganic insulating layer covering the wire;
executing a thermal treatment process;
patterning the inorganic insulating layer to form a contact hole exposing a
reaction layer on the wire; and
forming a conductive layer electrically connected to the wire.
 2. The method of claim 1, wherein the wire is made of a conductive material
including aluminum-based material.
 3. The method of claim 1, wherein the inorganic insulating layer is made of
silicon-nitride.
 4. The method of claim 1, wherein the inorganic insulating layer is deposited at a
temperature range of 250-400°C.
 5. The method of claim 1, wherein the conductive layer is made of a transparent
conductive material.
 6. The method of claim 5, wherein the conductive layer is made of indium zinc
oxide.
 7. The method of claim 6, wherein the indium zinc oxide is formed at a
20 temperature range of less than 250°C.
 8. The method of claim 1, wherein the thermal treatment process is executed
through an annealing step.
 9. The method of claim 8, wherein the annealing step is executed at a

temperature range of 280-400°C.

10. A contact structure of a wire, comprising:

a wire of conductive material including an aluminum-based material;

an inorganic insulating layer covering the wire and having a contact hole
5 exposing the wire; and

a conductive layer made of indium zinc oxide on the insulating layer and
contacting the wire through the contact hole.

11. The contact structure of claim 10, wherein the contact has a shape including
rounds or corner, and size of the contact hole is more than $4\ \mu\text{m} \times 4\ \mu\text{m}$.

12. The contact structure of claim 10, wherein the inorganic insulating layer is
made of silicon-nitride.

13. The contact structure of claim 10, wherein the wire has a flat surface.

14. A manufacturing method of a thin film transistor array panel, comprising
steps of:

forming a gate wire;

forming a data wire;

forming a semiconductor layer;

forming an insulating layer covering the gate wire, the data wire or the
semiconductor layer;

executing a thermal treatment process;

forming a contact hole exposing the gate wire or the data wire by patterning the
insulating layer; and

forming a conductive layer electrically connected to the gate wire or the data wire

through the contact hole.

15. The method of claim 14, wherein the gate wire and the data wire include a conductive material of aluminum-based material.

16. The method of claim 14, wherein the insulating layer is made of silicon-
5 nitride.

17. The method of claim 14, wherein the insulating layer is deposited at a temperature range of 250-400°C.

18. The method of claim 14, wherein the conductive layer is made of indium zinc oxide.

19. The method of claim 18, wherein the indium zinc oxide is formed at a temperature range of less than 250 °C.

20. The method of claim 14, wherein the thermal treatment process is executed through an annealing step.

21. The method of claim 20, wherein the annealing step is executed at a temperature range of 250-400°C.

22. A manufacturing method of a thin film transistor array panel for a liquid crystal display, comprising steps of:

forming a gate wire including a gate line, and a gate electrode connected to the gate line by depositing and patterning a first conductive material on an insulating
20 substrate;

depositing a gate insulating layer;

forming a semiconductor layer;

forming a data wire including a data line intersecting the gate line, a source

electrode connected to the data line and adjacent to the gate electrode and a drain electrode opposite to the source electrode with respect to the gate electrode by depositing and patterning a second conductive material;

depositing a passivation layer;

executing a thermal treatment process;

patterning the passivation layer to form a first contact hole exposing the drain electrode; and

forming a pixel electrode electrically connected to the drain electrode through the first contact hole on the passivation layer.

23. The method of claim 22, wherein the first and the second conductive material include a metal of aluminum-based material.

24. The method of claim 22, wherein the insulating layer and the passivation layer are deposited at a temperature range of 250-400°C.

25. The method of claim 22, wherein the insulating layer and the passivation layer are made of silicon-nitride.

26. The method of claim 22, wherein the pixel electrode is made of a transparent conductive material.

27. The method of claim 26, wherein the pixel electrode is made of indium zinc oxide.

28. The method of claim 27, wherein the indium zinc oxide is formed at a temperature range of less than 250°C.

29. The method of claim 22, wherein the thermal treatment is executed through an annealing step.

30. The method of claim 29, wherein the annealing step is executed at a temperature range of 250-400°C.

31. The method of claim 22, wherein the gate wire further includes a gate pad that is connected to the gate line and receives a signal from an external circuit, and the data wire further includes a data pad that is connected to the data line and receives a signal from an external circuit, and the passivation layer and the gate insulating layer have a second contact hole and a third contact hole respectively exposing the gate pad and the data pad, and

Sub 17
further comprising the step of forming a redundant gate pad and a redundant data pad that are made of the same layer as the pixel electrode and respectively electrically connected to the gate pad and the data pad through the second and the third contact holes.

32. The method of claim 22, wherein the data wire and the semiconductor layer are together formed by a photolithography process using a photoresist pattern having different thicknesses depending the positions.

33. The method of claim 32, wherein the photoresist pattern has a first portion having a first thickness, a second portion having a second thickness thicker than the first portion, and a third portion having a third thickness thinner than the first thickness.

34. The method of claim 33, wherein a mask used for forming the photoresist pattern has a first, a second, and a third part, a transmittance of the third part is higher than the first and the second parts, a transmittance of the first part is higher than the second part.

35. The method of claim 34, wherein the first and the second portion of the

photoresist pattern are respectively aligned on portion between the source electrode and the drain electrode, and the data wire.

36. The method of claim 35, wherein the first part of the mask includes a partially transparent layer, or a slit pattern smaller than the resolution of the exposure used in the exposing step, to regulate the transmittance of the first part.

37. The method of claim 36, wherein the thickness of the first portion is less than a half of the thickness of the second portion.

38. The method of claim 22, further comprising step of:
depositing an ohmic contact layer between the data wire and the semiconductor layer.

39. The method of claim 38, wherein the data wire, the ohmic contact layer, and the semiconductor layer are formed in the same photolithography process.

40. A thin film transistor array panel, comprising:
a gate wire made of a first conductive material on an insulating substrate;
a gate insulating layer covering the gate wire;
a semiconductor layer formed on the gate insulating layer;
a data wire made of a second conductive material on the gate insulating layer and the semiconductor layer;
a passivation layer covering the data wire; and
a transparent conductive layer pattern directly contacting with and connected to the gate wire or the data wire through a first contact hole of the gate insulating layer or the passivation layer.

41. The thin film transistor array panel of claim 40, wherein the first and the

second conductive material include a metal of aluminum-based material.

42. The thin film transistor array panel of claim 41, wherein the surface of the metal of aluminum-based material is flat.

43. The thin film transistor array panel of claim 40, wherein the insulating layer and the passivation layer are made of silicon-nitride.

44. The thin film transistor array panel of claim 40, wherein the transparent conductive layer pattern is made of indium zinc oxide.

45. The thin film transistor array panel of claim 40, wherein the gate wire includes a gate line, a gate electrode connected to the gate line, and a gate pad which is connected to the gate line and receives a signal from an external circuit, and the data wire includes a data line, a source electrode connected to the data line, a drain electrode separated from the drain electrode and opposite to the drain electrode with the respect to the gate electrode, and a data pad that is connected to the data line and receives a signal from a external circuit.

46. The contact structure of claim 45, wherein the passivation layer further comprises a second contact hole exposing the data pad and a third contact hole exposing the gate pad along with the gate insulating layer, the first to the third contact holes have a shape including rounds or corner, and size of the contact holes are more than $4\text{ }\mu\text{m} * 4\text{ }\mu\text{m}$.